


Fig. 1





* Least significant bit of register is complemented

Fig. 2






Fig. 3a




Fig. 3b